DESIGN FOR TESTABILITY OF INTEGRATED CIRCUITS AND PROJECT PROTECTION DIFFICULTIES